

Notice of References Cited

Application/Control No.

09/708,470

Applicant(s)/Patent Under
Reexamination
SATO ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 1 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,128,769	10-2000	Carlson et al.	716/6
	B	US-5,568,395	10-1996	Huang, Tammy	716/4
	C	US-5,751,597	05-1998	Okano et al.	716/5
	D	US-6,278,951	08-2001	Sato, Toshiro	702/57
	E	US-5,867,810	02-1999	Miura et al.	702/191
	F	US-5,706,477	01-1998	Goto, Kazunari	703/14
	G	US-5,983,006	11-1999	Carlson et al.	716/4
	H	US-6,212,490	04-2001	Li et al.	703/14
	I	US-6,106,567	08-2000	Grobman et al.	703/14
	J	US-5,243,547	09-1993	Tsai et al.	703/14
	K	US-5,999,714	12-1999	Conn et al.	703/14
	L	US-6,028,989	02-2000	Dansky et al.	716/8
	M	US-	12-1999	Conn et al.	716/2

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Rhodes, D.L. "Parallel Computation for Microwave Circuit Simulation". IEEE Transactions on Microwave Theory and Techniques. Vol.45, Issue 5. May '97. pp.587-592.
	V	Lipman, Jim. "Board-Level Signal-Integrity Analysis: Sooner is Better" EDN Access. July 16, 1998. http://www.e-insite.net/ednmag/archives/1998/071698/15df2.htm
	W	Steinberg, C. and Wilson, I. "Simulation Programs Iron Out Transmission-Line Effects". EDN Access. March 3, 1994. http://www.e-insite.net/ednmag/archives/1994/030394/05df2.htm
	X	Matsui et al. "Electrical Design Techniques for High-Speed Circuit Boards". 8th IEEE/CHMT Int'l Electronic Manufacturing Technology Symposium, 1990. May 9, 1990. pp.234-243.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/708,470

Applicant(s)/Patent Under
Reexamination
SATO ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 2 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Becker et al. "FDTD Modeling of Noise in Computer Packages". Proceedings, 1993 IEEE Multi-Chip Module Conference. March 18, 1993. pp.123-127.
	V	Gao, et al. "Minimum Crosstalk Channel Routing". 1993 IEEE/ACM Int'l Conf. On CAD. Nov. 11, 1993. pp.692-696.
	W	John, et al. "Methods for Simulation of Reflection and Crosstalk Effects on Printed Circuit Boards". 9th Int'l Conference on Electromagnetic Compatibility, 1994. Sept. 7, 1994. pp.217-224.
	X	Kyoung-Son, et al. "A Segment Rearrangement Approach to Channel Routing Under the Crosstalk Constraints". 1994 IEEE Asia-Pacific Conference on Circuits and Systems. Dec. 8, 1994. pp.536-541.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/708,470

Applicant(s)/Patent Under

Reexamination

SATO ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 3 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Huq, Syad. "Understanding and Using IBIS models for Signal Integrity Analysis". Presented at High-Level Electronic System Design Conference (HESDC '97). Oct. 7-9, 1997. http://www.eigroup.org/ibis/hesdccvr.htm
	V	"IBIS", Printed Circuit Design Magazine, April 1997. http://signalintegrity.com/Pubs/straight/ibis.htm
	W	"I/O Buffer Information Specification (IBIS) Version 3.0, (June 12, 1997). http://www.eigroup.org/ibis/specs.htm
	X	ACCEL Technologies, Inc. "ACCEL Signal Integrity™ User Guide". 1998.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.